The default value for a reg data type is $Z*$

True

False

The left$-$hand side of a continuous assignment must be a reg $*$

True

False

Verilog is a concurrent programming language in nature. $*$

True

False