The output of four registers Ro R1,R2 and R3 are connected through 4 to 1 MLIX to the input of Rs. Each reginter is right bit long. The required transfer as dictated by four timing variables To through 13 as follows: TORS - RO THERS - R1 T2 RS - R2 T3: R$