A CMOS inverter is biased at (V_{D D}=3.3 mathrm{~V}). The transistor threshold voltages are (V_{T N}=+0.4 mathrm{~V})

Question:

A CMOS inverter is biased at \(V_{D D}=3.3 \mathrm{~V}\). The transistor threshold voltages are \(V_{T N}=+0.4 \mathrm{~V}\) and \(V_{T P}=-0.4 \mathrm{~V}\). Determine the peak current in the inverter and the input voltage at which it occurs for

(a) \((W / L)_{n}=3,(W / L)_{p}=\) 7.5;

(b) \((W / L)_{n}=(W / L)_{p}=4\);

(c) \((W / L)_{n}=3,(W / L)_{p}=12\).

Fantastic news! We've Found the answer you've been seeking!

Step by Step Answer:

Related Book For  book-img-for-question
Question Posted: