For the transistor in Figure P6.50, the parameters are \(\beta=100\) and \(V_{A}=\infty\).

(a) Design the circuit such that \(I_{E Q}=1 \mathrm{~mA}\) and the \(Q\)-point is in the center of the dc load line.

(b) If the peak-to-peak sinusoidal output voltage is 4 \(\mathrm{V}\), determine the peak-to-peak sinusoidal signals at the base of the transistor and the peak-to-peak value of \(v_{s}\).

(c) If a load resistor \(R_{L}=1 \mathrm{k} \Omega\) is connected to the output through a coupling capacitor, determine the peakto-peak value in the output voltage, assuming \(v_{s}\) is equal to the value determined in part (b).

Transcribed Image Text:

+ Vcc=+10 V ww RB www Rs = 0.7 k Cc HH - 10 RE Figure P6.50