In the depletion-load NMOS inverter circuit in Figure 16.7(a), let (V_{T N D}=0.5 mathrm{~V}) and (V_{D D}=3

Question:

In the depletion-load NMOS inverter circuit in Figure 16.7(a), let $V_{T N D}=0.5 \mathrm{~V}$ and $V_{D D}=3 \mathrm{~V}, K_{L}=50 \mu \mathrm{A} / \mathrm{V}^{2}$, and $K_{D}=500 \mu \mathrm{A} / \mathrm{V}^{2}$. Calculate the value of $V_{T N L}$ such that $v_{O}=0.10 \mathrm{~V}$ when $v_{I}=3 \mathrm{~V}$.

Figure 16.7(a):-

image text in transcribed