Write a Verilog code to implement universal gates (NAND, NOR) and also use universal gates to implement all basic logic gates (AND, OR, NOT, XOR, XNOR). Show Block level View and RTL Schematic of the above code. Implement behavioral simulation to verify the truth table with the timing wave diagram. Also, download it into FPGA and verify its working through LED\\\'s and slide switches.